#### CS152: Computer Systems Architecture Hands-On Processor Development



Sang-Woo Jun 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# **Canonical Microprocessor Design Flow**

Image source: Alinja, English Wikipedia



Image source: David Carron, English Wikipedia

# Prototyping Using FPGAs

#### □ Field-Programmable Gate Array

- □ A grid of "Configurable Logic Blocks" (CLB)
  - Each CLB can be programmed to act like logic gates (stores truth table)
  - $\circ~$  A flexible on-chip network can act like wires
- Can be reconfigured in seconds
- □ CLBs and on-chip network emulating actual silicon
  - Not as dense, not as fast
  - Great for prototyping!





"Configurable logic block (CLB)"

## **Toolchains for FPGA development**

#### □ Typically vendor-specific

- Xilinx: Vivado, Vitis
- Intel/Altera: Quartus
- Lattice: Diamond

#### □ Robust open-source projects

- Yosys, nextpnr, arachnepnr, icestorm, ...
- Mostly centered around low-power Lattice FPGAs
- We will use this!

## High-Level Hardware-Description Languages

- Modern circuit design is aided heavily by Hardware-Description Languages
  - $\circ~$  Relatively high-level description to compiler
  - Toolchain performs "synthesis", translating them into gates, also place, route, etc
  - $\circ~$  High-end chips require human intervention in each stage for optimization
- □ Wide spectrum of languages and tools
  - Register-Transfer-Level (RTL) languages: Verilog, VHDL, ... Efficient, difficult to program
    - Registers (state), and combinational logic
  - "High-Level Synthesis": Uses familiar software programming languages
    - C-to-gates, OpenCL, ...

Easy to program, inefficient

• Typically compiles to Verilog/VHDL

## Bluespec System Verilog (BSV)

- □ "High-level HDL without performance compromise"
- Comprehensive type system and type-checking
  - Types, enums, structs
- Static elaboration, parameterization (Kind of like C++ templates)
   o Efficient code re-use
- Efficient functional simulator (bluesim) printf's and user input during simulation!
- □ Most expertise transferrable between Verilog/Bluespec

In a comparison with a 1.5 million gate ASIC coded in Verilog, Bluespec demonstrated a 13x reduction in source code, a 66% reduction in verification bugs, equivalent speed/area performance, and additional design space exploration within time budgets.

-- PineStream consulting group

#### Low-level control flow design



Not very intuitive... We will revisit with code later

## Hands-On Processor Development

□ We will experience the impact of ideas we cover

- o Using synthesizable processor implementation in Bluespec
- Synthesized for an FPGA using open-source tools
- □ "How does this change effect the critical path?"
- □ "How does this change effect the cycle count?"
- □ "How does this change effect chip resource utilization?"

CPU Time = Instruction Count × CPI × Clock Cycle Time

# **Getting Started**

#### □ Virtual machine with all tools installed, available at:

o cs152-ubuntu.ova (4 GB!)

https://drive.google.com/file/d/1ia-u3XWJ08EQI6KZEykJhkEd4Htt2tAz/view?usp=sharing

- □ First, install Oracle Virtualbox
  - Open-source virtual machine
  - $\circ~$  High performance with minimal configuration

# **Getting Started**

#### □ Import the downloaded VM





If core count/memory allowance needs changing

## Getting started

	? ×		
- Import Virtual Appliance			
Appliance to import	ks152-ubuntu.ova		
Appliance settings			
Virtual System 1	^		
😽 Name	cs152-ubuntu	🦸 Oracle VM VirtualBox Manager	– 🗆 X
🗮 Guest OS Type	Ubuntu (64-bit)	ont if pocossary	
🔲 СРИ			
RAM	2048 MB	New 5	Settings Discart Start
💿 DVD		🔤 👩 cs152-ubuntu 🔤 💻 📃 Ge	neral Preview
USB Controller		Powered Off     Section 2015     Name:     Operatin	cs152-ubuntu na System: Ubuntu (64-bit)
🕪 Sound Card	✓ ICH AC97 🗸	I Sy	stem
You can modify the base folder v modified.	which will host all the virtual machines. Home folders can also be individually (per virtual machine)	Base Me Processo Boot Orc Accelera	mory: 2048 MB ors: 4 der: Floppy, Optical, Hard Disk tion: VT-x/AMD-V, Nested Paging, KVM Paravirtualization
C:\Users\aradi\VirtualBox V	4s ~		
MAC Address Policy: Include on	y NAT network adapter MAC addresses 🔹	📃 Dis	play
Additional Options: 🗹 Import h	iard drives as VDI	Video Me Graphics Remote Recordir	emory: 16 MB ; Controller: VMSVGA Desktop Server: Disabled ng: Disabled
	Guided Mode Restore Defaults Import Cancel	Sto	prage

# Getting started

□ You can work in the VM window, OR

- Connect to it via a terminal
  - Putty, MobaXterm, OpenSSH, etc

#### The VM forwards its

- $\circ$  port 22 (ssh) to
- o **3022**
- Connect to it by ssh <u>cs152@127.0.0.1:3022</u>
- □ Login: cs152/cs152
- Run ./clone-ulx3s.sh

Check it out!



# Trying simulation

cs152-rv32i-bsv/projects/rv32i/

#### Compiling and running the simulation

- "make bsim" Stands for "bluesim"
- "make runsim" creates two files
  - system.log : log of processor operation
  - output.log : log of software output

Default benchmark: Sudoku solver

- o Source: sw/minisudoku.c
- Resulting assembly: sw/minisudoku.dump
- Binary for processor: sw/minisudoku.bin



155	0000023	c <solve>:</solve>	
156	23c:→	fd010113	→ addi→ sp,sp,-48
157	<b>240:</b> →	02112623	→ sw→ ra,44(sp)
158	244:→	02812423	→ sw→ s0,40(sp)
159	<b>248:</b> →	03010413	→ addi→ s0,sp,48
160	24c:→	fca42e23	→ sw→ a0,-36(s0)
161	<b>250:</b> →	fcb42c23	$\rightarrow$ sw $\rightarrow$ a1,-40(s0)
162	254:→	fd842703	→ lw→ a4,-40(s0)
163	<b>258:</b> →	00f00793	→ addi→ a5,zero,15
164	25c:→	00e7d663	→ bge→a5, a4, 268 <solve+0x2c></solve+0x2c>

#### Example simulation execution

PC Cycle system.log 1 [0x000000000000000] Fetching instruction count 0x0000 2 sent all data 4116 3 Processor starting 4 [0x000020d2:0x0000] decoding 0x00002137 5 [0x000020d3:0x0000] Executing 6 [0x000020d4:0x0000] Writeback writing 00002000 to 2 [0x000020d5:0x0004] Fetching instruction count 0x0001 8 [0x000020d9:0x0004] decoding 0x33c000ef 9 [0x000020da:0x0004] Executing 69943 [0x00021302:0x0498] Writeback writing 0000049c to 0 69944 [0x00021303:0x0008] Fetching instruction count 0x40d4 [0x00021307:0x0008] decoding 0x00000000 69945 69946 [0x00021308:0x0008] Executing 69947 Reached unsupported instruction 69948 Total Clock Cycles = 135944 69949 Total Instruction Count = 16596 69950 Dumping the state of the processor  $69951 \text{ pc} = 0 \times 00000008$ 

69952 Quitting simulation.

#### output.log



Performance numbers! IPC = 16,596 / 135,944 ~= 0.122

# Trying synthesis

- □ Synthesis to hardware
  - o "make | tee build.log"
  - Log file is long!
- **Example log files from synthesis:** 
  - Look for "Device utilisation" [sic]:

Info:	Device	utilisation:		
Info:	<b>→</b>	TRELLIS_SLICE:	4982/41820	11%

Look for "Max frequency" :

Info: Max frequency for clock '\$glbnet\$CLK\_clk\_25mhz\$TRELLIS\_I0\_IN': 69.80 MHz (PASS at 25.00 MHz)

• Look for "Critical path report for clock":

Info: Critical path report for clock '\$glbnet\$CLK\_clk\_25mhz\$TRELLIS\_I0\_IN' (posedge -> posedge):
Info: curr total
Info: 0.5 0.5 Source main\_proc.imemRespQ.data0\_reg\_TRELLIS\_FF\_Q\_30\_DI\_PFUMX\_Z\_SLICE.Q0
Info: 1.5 2.0 Net main\_proc.imemRespQ\_D\_0UT[1] budget 5.041000 ns (33,27) -> (33,28)

### Measuring the performance of our processor

- □ From the **<u>simulation</u>**, we can measure the clock cycles to completion
- □ From <u>synthesis</u>, we can measure the clock speed
- (cycle count)/(clock frequency) = time to completion!
- In our previous example, 135,944 cycles / 69.80 MHz = 0.0019s
  - $\circ$  Is this good?
  - We can do MUCH better!

#### CS152: Computer Systems Architecture A Very Short Introduction to Bluespec



Sang-Woo Jun 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# Bluespec System Verilog (BSV) High-Level

#### Everything organized into "Modules"

- Modules have an "interface" which other modules use to access state
- A Bluespec model is a single top-level module consisting of other modules, etc
- Modules consist of state (other modules) and behavior
  - State: Registers, FIFOs, RAM, ...
  - Behavior: Rules, Interface

Module A





Module B

## Peek into a RISC-V processor in Bluespec

#### Processor.bsv

```
interface ProcessorIfc;
> method ActionValue#(MemReq32) memReq;
> method Action memResp(Word data);
endinterface
```

```
module mkProcessor(ProcessorIfc);
> Reg#(Word) pc <- mkReg(0);
> RFile2R1W rf <- mkRFile2R1W;
> MemorySystemIfc mem <- mkMemorySystem;
> rule doFetch (stage == Fetch);
> let next_pc = pc + 4;
```

#### Top.bsv

modu	lle	mkTo	p(Empt	ty);		
>	Pro	ocess	orIfc	proc	<-	mkProcessor;

## Greatest Common Divisor Example

□ Euclid's algorithm for computing the greatest common divisor (GCD)



```
module mkGCD (GDClfc);
                                                                  Sub-modules
                   Reg#(Bit#(32)) x <- mkReg(0);
                                                                  Module "mkReg" with interface "Reg",
     State
                   Reg#(Bit#(32)) y <- mkReg(0);
                                                                  type parameter Bit#(32),
                   FIFOF#(Bit#(32)) outQ <- mkSizedFIFOF(2);</pre>
                                                                  module parameter "0"*
                                                                     *mkReg implementation sets initial value to "0"
                   rule step1 ((x > y) && (y != 0));
                    x <= y; y <= x;
                                                                  outQ has a module parameter "2"*
                   endrule
                   rule step2 (( x <= y) && (y != 0));
     Rules
                                                                     *mkSizedFIFOF implementation sets FIFO size to 2
                    y <= y-x;
(Behavior)
                    if ( y-x == 0 ) begin
                     outQ.enq(x);
                    end
                   endrule
                   method Action start(Bit#(32) a, Bit#(32) b) if (y==0);
                    x <= a; y <= b;
                   endmethod
                   method ActionValue#(Bit#(32)) result();
 Interface
                    outQ.deq;
 (Behavior)
                    return outQ.first;
                   endmethod
                  endmodule
```

```
module mkGCD (GDClfc);
                   Reg#(Bit#(32)) x <- mkReg(0);
     State
                   Reg#(Bit#(32)) y <- mkReg(0);
                   FIFOF#(Bit#(32)) outQ <- mkSizedFIFOF(2);</pre>
                   rule step1 ((x > y) && (y != 0));
                    x <= y; y <= x;
                   endrule
                   rule step2 (( x <= y) && (y != 0));
                                                                    Rules are atomic transactions
     Rules
                    y <= y-x;
                                                                     "fire" whenever condition ("guard") is met
(Behavior)
                    if ( y-x == 0 ) begin
                     outQ.enq(x);
                    end
                   endrule
                   method Action start(Bit#(32) a, Bit#(32) b) if (y==0);
                    x <= a; y <= b;
                   endmethod
                   method ActionValue#(Bit#(32)) result();
 Interface
                    outQ.deq;
 (Behavior)
                    return outQ.first;
                   endmethod
                  endmodule
```

```
module mkGCD (GDClfc);
                   Reg#(Bit#(32)) x <- mkReg(0);
     State
                   Reg#(Bit#(32)) y <- mkReg(0);
                   FIFOF#(Bit#(32)) outQ <- mkSizedFIFOF(2);</pre>
                   rule step1 ((x > y) && (y != 0));
                    x <= y; y <= x;
                   endrule
                   rule step2 (( x <= y) && (y != 0));
     Rules
                    y <= y-x;
(Behavior)
                    if ( y-x == 0 ) begin
                     outQ.enq(x);
                    end
                   endrule
                   method Action start(Bit#(32) a, Bit#(32) b) if (y==0);
                    x <= a; y <= b;
                   endmethod
                   method ActionValue#(Bit#(32)) result();
 Interface
                    outQ.deq;
 (Behavior)
                                                        Interface methods are also atomic transactions
                    return outQ.first;
                                                        Can be called only when guard is satisfied
                   endmethod
                                                        When guard is not satisfied, rules that call it cannot fire
                  endmodule
```

### Bluespec Modules – Interface

- □ Modules encapsulates state and behavior (think C++/Java classes)
- □ Can be interacted from the outside using its "interface"
  - $\circ~$  Interface definition is separate from module definition
  - Many module definitions can share the same interface: Interchangeable implementations
     Many module definitions can share the same interface: Interchangeable
- □ Interfaces can be parameterized
  - Like C++ templates "FIFO#(Bit#(32))"
  - $\circ$  Not important right now

interface GDClfc;

method Action start(Bit#(32) a, Bit#(32) b); method ActionValue#(Bit#(32)) result(); endinterface

```
module mkGCD (GDClfc);
...
method Action start(Bit#(32) a, Bit#(32) b) if (y==0);
x <= a; y <= b;
endmethod
method ActionValue#(Bit#(32)) result();
outQ.deq;
return outQ.first;
endmethod
endmodule
```

## Bluespec Module – Interface Methods

#### □ Three types of methods

- Action : Takes input, modifies state
- Value : Returns value, does not modify state
- ActionValue : Returns value, modifies state
- Methods can have "guards"
  - $\circ~$  Does not allow execution unless guard is True

```
Automatically introduces
"implicit guard" Guard
```

```
rule ruleA;
moduleA.actionMethod(a,b);
Int#(32) ret = moduleA.valueMethod(c,d,e);
Int#(32) ret2 <- moduleB.actionValueMethod(f,g);
endrule
```

Note the "<-" notation

method Action start(Bit#(32) a, Bit#(32) b) if (y==0); x <= a; y <= b; endmethod method ActionValue#(Bit#(32)) result(); outQ.deq; return outQ.first; endmethod

if outQ is empty

## **Combinational circuits in Bluespec: Rules**

□ A Bluespec rule represents a state transfer via combinational circuits

- Much like Verilog "always" and VHDL "process"
- $\circ~$  Can call methods of other modules
  - e.g., outQ.enq Introduces implicit guard if outQ is full

```
rule step2 ((x <= y) && (y != 0));
y <= y-x;
if ( y-x == 0 ) begin
outQ.enq(x);
end
endrule
```



"enq" encapsulates

## Combinational circuits in Bluespec: Functions

- □ Functions are combinational do not allow state changes
  - $\circ~$  Can be defined within or outside module scope
  - No state change allowed, only performs computation and returns value

```
// Function example
function Int#(32) square(Int#(32) val);
  return val * val;
endfunction
rule rule1;
  x <= square(12);
endrule</pre>
```

```
rule doExecute (stage == Execute);

→ D2E x = d2e.first;

→ d2e.deq;

→ Word curpc = x.pc;

→ Word rVal1 = x.rVal1; Word rVal2 = x.rVal2;

→ DecodedInst dInst = x.dInst;

→ let eInst = exec(dInst, rVal1, rVal2, curpc);
```

Combinational ALU implemented using a function

## **Bluespec Rules Are Atomic Transactions**

- Only has access to state values from before rule began firing
- □ State update happens once as the result of rule firing

Intuition: All statements in rule execute in parallel

e.g.,
rule step2 ((x <= y) && (y != 0));
y <= y-x;
if ( y-x == 0 ) begin
outQ.enq(x);
end
endrule</pre>

Fires if:

1. x<=y && y != 0 && y-x == 0 && outQ.notFull or

## Bluespec State – FIFO

#### □ Fixed size queue

Parameterized interface with guarded methods

 e.g., testQ.enq(data); // Action method. Blocks when full testQ.deq; // Action method. Blocks when empty dataType d = testQ.first; // Value method. Blocks when empty

#### FIFOF adds two more methods

- testQ.notEmpty returns bool
- testQ.notFull returns bool
- Provided as library
  - o Needs "import FIFO::\*;" at top

```
FIFOF#(Bit#(32)) testQ <- mkSizedFIFOF(2);
rule enqdata; // whole rule does not fire if testQ is full
if ( x ) y <= z;
testQ.enq(32'h0);
endrule</pre>
```

## Bluespec rules: State and temporary variables

- □ State: Defined outside rules, data stored across clock cycles
  - All state updates happen atomically
  - Reg#(...), FIFO#(...)
  - <u>Register state assignment uses</u> "<=""</li>

**Temporary variables: Defined within rules, data local to a rule execution** 

- Intuition: Rule-local variables
- Follows sequential semantics similar to software languages
- <u>Temporary variable value assignment uses</u> <u>"="</u>

□ Same syntax as Verilog/VHDL

## Bluespec rules: State and temporary variables

Temporary variables behave as you would expect

Reg#(Bit#(32)) a <- mkReg(1); // State
Reg#(Bit#(32)) b <- mkReg(4); // State
rule rule\_a;
Bit#(32) c = a+1; // Temporary variable c == 2
Bit#(32) d = (c + b)/2; // Temporary variable d == 3
a <= d; // State a == 3 after this cycle
b <= a+d; // State b == 4 after this cycle
endrule</pre>

## **Behavior of Bluespec Rules**

#### □ At every cycle, all rules that can fire, will fire

- $\circ~$  All guards are satisfied
- $\circ$  No conflicts between rules

#### Conflict between rules?

- Two rules updating same state (writing to same register, enq'ing to same FIFO)
  - One rule enq'ing, one rule deq'ing is OK!
- $\circ~$  When conflict, only one rule fires
  - Typically the first one in the source file

#### CS152: Computer Systems Architecture Dive Into The Example Processor



Sang-Woo Jun 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

### Goal of these exercises

#### □ Lots of details are lost when described at a high level

• E.g., What information is sent between execute and memory stages?



Experience the performance impact of modifications

- $\circ~$  Clock speed? Cycle count?
- Instruction count won't change since we're working with the same software binary
- Time = clock period \* cycle count \* instruction count
- I will guide you through pipelining, but not comment on performance
   See for yourself!

### Hardware platform overview

- □ Lattice ECP5-85F FPGA
- □ Host software loads software/data over USB to FPGA
- Configured with limited on-chip memory
  - $\circ$  8 KB on-chip memory
    - Arbitrary choice... Hardware can support much more
    - Enough for sudoku!





#### Processor memory map

- Memory space divided into program and data
   4 KB each
- Host software loads program and data
- And then starts processor
- □ No writes allowed in program space
  - $\circ~$  All writes to program are MMIO'd into software
  - Simply printed to screen at host


### Processor code structure

### **c**s152-rv32i-bsv/

- $\circ$  projects/
  - rv32i/
    - processor/ -- Bluespec files for processor (Pipeline, register file, etc) <- You will work here
    - sw/ -- Software benchmarks (sudoku)
    - cpp/ -- Host software
- src/ -- Helper modules (USB communication, memory module, etc)

# The big principle in hardware design

### EVERYTHING is parallel!

□ All function calls, all rule executions, all method polls, ...

□ If there are 10,000 rules ( ~= 'always' blocks), ideally 10,000 rules will all be executing **EVERY cycle** 

### Basic microarchitecture in Bluespec: The interface

#### Projects/rv32i/processor/Processor.bsv



### Basic microarchitecture in Bluespec: The interface

#### Projects/rv32i/processor/Processor.bsv

```
module mkProcessor(ProcessorIfc);
   Reg#(Word) pc <- mkReg(0);</pre>
   RFile2R1W
                rf <- mkRFile2R1W;
   FIFO#(MemReq32) imemReqQ <- mkFIFO;</pre>
   FIFO#(Word) imemRespQ <- mkFIFO;</pre>
   FIFO#(MemReq32) dmemReqQ <- mkFIFO;</pre>
   FIFO#(Word) dmemRespQ <- mkFIFO;</pre>
   method ActionValue#(MemReg32) dMemReg;
       dmemReqQ.deq;
       return dmemReqQ.first;
   endmethod
   method Action dMemResp(Word data);
       dmemRespQ.eng(data);
   endmethod
  module
```

Register of type "Word" (32 bits) Register file

FIFOs of Memory Req types and Word types Default size is 2

Types are defined in processor/Defines.bsv

 Processor can make instruction and data memory requests via imemReqQ and dmemReqQ

• Responses will arrive via imemRespQ and dmemRespQ

# Basic microarchitecture in Bluespec: The stages

- □ A 4-stage implementation is provided
  - $\circ~$  Execute and memory merged into Execute for simplicity
    - Good idea?
  - Expressed via four <u>'rules'</u>
    - doFetch
    - doDecode
    - doExecute
    - doWriteback

□ Not yet pipelined: Goal of the labs!

# Basic microarchitecture in Bluespec: Rules express combinational logic



# The fetch stage

**IMPORTANT!** 

Rules express combinational circuits Meaning there is no ordering between expressions! (Unless there is dependency)

- Sends memory req via imemReqQ
- **D** Enqs into pipeline FIFO f2d
  - Same naming convention between other stages (f2d, d2e, e2m)



## The decode stage

### □ "decode" function defined in processor/Decode.bsv

o Extracts bit-encoded information and expands it into an easy-to-use structure



□ Let's look at code! (Decode.bsv)

### The decode function

□ Analyzes the 32-bit encoded instruction

Returns a decoded instruction that is easier to use by the rest of the

processor



	Decoded instruction Encoded instruction
fun	<pre>ction DecodedInst decode (Bit#(32) inst);</pre>
<b>→</b>	<pre>let opcode = inst[6:0];</pre>
<b>→</b>	<pre>let funct3 = inst[14:12];</pre>
<b>→</b>	<b>let</b> funct7 = inst[31:25];
<b>→</b>	<pre>let dst = inst[11:7];</pre>
<b>→</b>	<pre>let src1 = inst[19:15];</pre>
<b>→</b>	<pre>let src2 = inst[24:20];</pre>
<b>→</b>	<pre>let csr = inst[31:20];</pre>
	<pre>Word immI = signExtend(inst[31:20]);</pre>
<b>→</b>	<pre>Word immS = signExtend({ inst[31:25], inst[11:7] });</pre>

typedef enum {Add, Sub, And, Or, Xor, Slt, Sltu, Sll, Srl, Sra, Mul} AluFunc deriving (Bits, Eq, FShow)

## The decode function – Example

### □ Add instruction: funct7 == 0 && funct3 == 0

- Dst, src1, src2 exists, Instruction type is "OP" (register-register operation)
- aluFunc is Add
- $\circ$  No imm, size
- Not branch instruction (BEQ, BNE, etc)



### The execute stage

"exec" implements ALU operations (in processor/Execute.bsv)



## The writeback stage

### □ Straightforward enough!

Let's look at code! And notice handling of signed/unsigned numbers

```
rule doWriteback (stage == Writeback);

→ e2m.deq;

→ let r = e2m.first;

→ Word dw = r.data;

→ if ( r.isMem ) begin

→ → let data <- mem.dMem.resp;

→ dw = ...;

→ end

→ rf.wr(r.dst, dw);

→ stage <= Fetch;

endrule
```

# Aside: Looking back at the critical path

### □ Which stage is the critical path?

- Look at the synthesis log!
- □ Was it a good idea to merge execute and memory?

Info: Critical path report for clock '\$glbnet\$CLK\_clk\_25mhz\$TRELLIS\_I0\_IN' (posedge -> posedge):
Info: curr total
Info: 0.5 0.5 Source main\_proc.imemRespQ.data0\_reg\_TRELLIS\_FF\_Q\_30\_DI\_PFUMX\_Z\_SLICE.Q0
Info: 1.2 1.7 Net main\_proc.imemRespQ\_D\_OUT[1] budget 3.042000 ns (44,26) -> (43,27)

Info: 0.2 14.2 Source main\_proc.d2e.data0\_reg\_TRELLIS\_FF\_Q\_108\_DI\_L6MUX21\_Z\_D1\_L6MUX21\_Z\_D0\_PFUMX\_Z\_SLICE.0FX1
Info: 0.1 14.3 Net main\_proc.d2e.data0\_reg\_TRELLIS\_FF\_Q\_108\_DI\_budget 5.039000 ns (8,40) -> (8,40)
Info: Sink main\_proc.d2e.data0\_reg\_TRELLIS\_FF\_Q\_108\_DI\_L6MUX21\_Z\_D1\_L6MUX21\_Z\_D0\_PFUMX\_Z\_SLICE.DI1
Info: 0.0 14.3 Setup main\_proc.d2e.data0\_reg\_TRELLIS\_FF\_Q\_108\_DI\_L6MUX21\_Z\_D1\_L6MUX21\_Z\_D0\_PFUMX\_Z\_SLICE.DI1
Info: 3.8 ns logic, 10.5 ns routing

# Looking at sample execution

	sw/minisudoku.dump	
Try running "make runsim"	$\begin{array}{rcl} 498: \rightarrow & \text{fe}442783 & \rightarrow & \text{lw} \rightarrow & \text{a5,-28(s)} \\ 49c: \rightarrow & \text{fd}c42703 & \rightarrow & \text{lw} \rightarrow & \text{a4,-36(s)} \\ \end{array}$	0) 0)
"Mul" not part of rv32i!	$4a0: \rightarrow 02e787b3 \rightarrow mul \rightarrow a5, a5, a4$ $4a4: \rightarrow fef42223 \rightarrow sw \rightarrow a5, -28(s)$	0)
system.log	4a8:→ fe042783 → lw→ a5,-32(s	0)
<pre>[0x000212ee:0x049c] Fetching instruction count 0x40db [0x000212f2:0x049c] decoding 0xfdc42703</pre>		
[0x000212f3:0x049c] Executing [0x000212f3:0x049c] Mem read from 0x00001fdc [0x000212f7:0x049c] Writeback writing 00000002 to 14	output.log 1 0304	
<pre>[0x000212f8:0x04a0] Fetching instruction count 0x40dc [0x000212fc:0x04a0] decoding 0x02e787b3 [0x000212fd:0x04a0] Executing</pre>	2 0020 3 4030 Question 4 0002	1
Reached unsupported instruction Total Clock Cycles = 135933 At 0x04a0	5 6 2314	
Total Instruction Count = 16604 Dumping the state of the processor	7 1423 8 4231 Solution	
<pre>pc = 0x000004a0 Quitting simulation. Commentation for new comments </pre>	9 3142 10 11 0 -	
Segmentation fault (core dumped) Don thind this for now	Additional output	
	With Mul implemente	ed

## First task for lab 2: Implement "Mul"

- □ Hint: Must change "Decode.bsv" and "Execute.bsv"
- Decode.bsv:
  - Opcode of Mul is "opOp" (Like "add" and others)
  - Funct7 is 7'b0000001 (7 bit value of 1)
  - Funct3 is 3'b000 (3 bit value of 0), already provided with name "fnMUL"
  - "Mul" is already added to enum AluFunc
  - $\circ~$  Hint: Decoded results are very similar to, say, Add

### Execute.bsv

- Mul should have an "OP" iType, which is an ALU operation
- "function Word alu" in Execute should be changed to perform Mul

funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits

### CS152: Computer Systems Architecture Pipelining The Processor



Sang-Woo Jun 2023



Large amount of material adapted from MIT 6.004, "Computation Structures", Morgan Kaufmann "Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition", and CS 152 Slides by Isaac Scherson

# Let's start pipelining

### □ Start with handling branch hazards

- Data hazards produce wrong results,
- $\circ~$  but without handling branch hazards we cannot pipeline things at all
  - e.g., Which address should Fetch read?

### □ Things to solve:

- 1. Branch hazard
- 2. Load-Use hazard
- 3. Read-After-Write hazard

# Step 1: Simply remove guards

□ Remove register "stage", and all references to it (in all rules)

```
//Reg#(ProcStage) stage <- mkReg(Fetch);
rule doFetch;// (stage == Fetch);

→ Word curpc = pc;

→ imemReqQ.enq(MemReq32{write:False,addr:truncate(pc),word:?,bytes:3});

→ f2d.enq(F2D {pc: curpc});

→ f2d.enq(F2D {pc: curpc});

→ $write( "[0x%8x:0x%4x] Fetching instruction count 0x%4x\n", cycles, curpc, fetchCnt );

→ fetchCnt <= fetchCnt + 1;

→ //stage <= Decode; Leaving this would have created conflicts between rules

Resulting in mutually exclusive firing (NOT pipelined!)
```

### Did that work?

#### system.log

[0x00002134:0x0368] Fetching	instruction count	0x002f
[0x00002134:0x0368] Executin	g	
[0x00002134:0x0368]	Mem read from	0x00000ca8
[0x00002134:0x0364] Writebac	k writing 00001950	to 15
[0x00002137:0x0368] decoding	0x0007c703	
[0x00002138:0x036c] Fetching	instruction count	0x0030
[0x00002138:0x0368] decoding	0x0007c703	
[0x00002138:0x0368] Executin	g	
[0x00002138:0x0368]	Mem read from	0x00001950
[0x00002139:0x036c] <mark><fetching< mark=""></fetching<></mark>	instruction count	0x0031
[0x0000213c:0x036c] decoding	0x000017b7	
[0x0000213c:0x0368] Writebac	<u>k writing 000000aa</u>	te 14
[0x0000213d 0x036c] Fetching	instruction count	0x0032
[0x0000213d:0x0368] Executin	g	
[0x0000213d:0x0368]	Mem read from	0x00001950
[0x0000213e:0x036c] decoding	0x000017b7	
[0x0000213f 0x036c] Fetching	instruction count	0x0033
[0x00002141:0x0368] Writebac	k writing 000000aa	to 14
[0x00002142:0x036c] Executin	g	
[0x00002143:0x036c] decoding	0x000017b7	
[0x00002144:0x0370] Fetching	instruction count	0x0034

Execution hangs before reaching end!

Same instruction loaded multiple times!

#### Why this particular behavior?

Hint: PC update currently done in exeucte

### Step 2: Predict PC + 4

□ Keep moving PC forward, predicting PC+4 every time

```
rule doFetch;// (stage == Fetch);

→ Word curpc = pc;

→ [pc <= pc + 4;] Added line to move PC forward

→ imemReqQ.enq(MemReq32{write:False,addr:truncate(pc),word:?,bytes:3});

→ f2d.enq(F2D {pc: curpc});

→ $write( "[0x%8x:0x%4x] Fetching instruction count 0x%4x\n", cycles, curpc, fetchCnt );

→ fetchCnt <= fetchCnt + 1;

→ //stage <= Decode;

endrule
```

## Did that work?

□ Encounters unsupported instruction after two instructions!

[0x000020c7:0x0008] Fetching instruction count 0x0002 [0x000020c7:0x0004] decoding 0x33c000ef [0x000020c7:0x0000] Executing [0x000020c8:0x0004] Fetching instruction count 0x0003 [0x000020c8:0x0004] Executing [0x000020c8:0x0000] Writeback writing 00002000 to 2 [0x000020c9:0x0004] Writeback writing 00000008 to 1 [0x000020cb:0x0008] decoding 0x00000000 [0x000020cc:0x0340] Fetching instruction count 0x0004 [0x000020cc:0x0004] decoding 0x33c000ef [0x000020cc:0x0008] Executing Reached unsupported instruction Total Clock Cycles = 8396 Total Instruction Count = 2 Dumping the state of the processor pc = 0x0000008<u> Ouitting simulation.</u>

Wrongly predicted jal will not branch Should not have executed PC == 8!

We need mispredict handling

00000000	<start>:</start>
0:→	00002137
4:→	33c000ef
→ 8:→	0000

→ lui→sp,0x2
→ jal→ra,340 <main>

c.unimp

## Step 3: Solve control hazards with epochs

□ Remember: Each instruction tagged with an epoch value

- $\circ$  Once mispredict is detected at execute
  - 1. Correct PC is sent to fetch
  - 2. Epoch is updated
  - 3. Future instructions arriving at execute marked with stale epoch are ignored

## Step 3: Add epochs – Fetch



### Step 3: Add epochs – Execute



# Did that work?

### Hangs...

[0x000020ec:0x0368] decoding 0x0007c703 [0x000020ec:0x0364] Executing [0x000020ec:0x0360] Writeback writing 00000000 to [0x000020ed:0x0370] Fetching instruction count 0x0	15 017 Mem read from program memory! The current system does not support
[0x000020ed:0x0368] Executing [0x000020ed:0x0368] Mem read from 0x0	000000f dmem read from instruction memory
[0x000020ed:0x0364] Writeback writing 0000100% to [0x000020f0:0x036c] decoding 0x000017b7 [0x000020f1:0x0374] Fetching instruction count 0x0 [0x000020f1:0x0370] decoding 0xfff78793	15 Data hazard!
[0x000020f2:0x0378] Fetching instruct [0x000020f5:0x0374] decoding 0x030707 [0x000020f6:0x037c] Fetching instruct [0x000020f6:0x037c] Fetching instruct 358:→ 00001 358:→ 00001 350:→ fec42 360:→ fec42 364:→ 00f70 368:→ 0007c	413 → addi→ s0,sp,48 623 → sw→ zero,-20(s0) 06f → jal→zero,3c0 <main+0x80> 717 → auipc→ a4,0x1 713 → addi→ a4,a4,-856 # 1000 <setin> 783 → lw→ a5,-20(s0) 7b3 → add→a5,a4,a5 703 → lbu→a4,0(a5)</setin></main+0x80>

# Step 4: Solving data hazards

### □ Part 1: Stalling

- How to detect data hazards?
- The decode stage must know whether a previous instruction incurs data hazard
  - Previous instruction in flight will write to a register I need to read from?
- $\circ$  Restriction: Detection must happen combinationally, within the decode cycle
  - Otherwise, we will slow down the pipeline
  - Or, break down decode into multiple pipeline stages
- Part2: Forwarding
  - $\circ$  To be continued

# Detecting data hazards: Scoreboard

### Module which keeps track of destination registers

- Decode records the destination register index (if any)
- Writeback removes oldest destination
- Decode checks if any source registers exist in scoreboard, stall if so

Interface of scoreboard:



Why do we need two separate methods? Both searches need to happen in same cycle!

### Decode stage for correct stalling

- □ Stall unless both input operands are not found in scoreboard
  - if (!sb.search1(dInst.src1) && !sb.search2(dInst.src2) ) begin
  - f2d.deq and imemRespQ.deq should only be done when not stalling!
- □ When not stalling, insert destination register into scoreboard
  - o sb.enq(dInst.dst)



## Writeback stage for correct stalling

Writeback should remove the current instruction's dst from scoreboard

- All instructions are in-order, so simply removing the oldest works
- o call "sb.deq"



### Does this work?

### □ Stalls forever... We are not deq'ing some things we enq'd!



# Continuing Step 4: Data hazards

### Q: Do we put sb.deq in execute as well?

- $\circ$  No! sb has in-order semantics,
- o if execute and writeback try to deq at the same time, incorrect behavior...

□ All instructions arriving at doExecute should enq *something* into e2m

- $\circ~$  Even if, say misprediction detected via epochs
- $\circ$  sb.deq only in doWriteback
- Should not wait for memory, should not write anything to rf
- $\circ$  isMem = False, dst = 0

# Does this work?

□ Yes! Finally correct results!

□ How is performance? Can we do better?

#### system.log

[0x00010eb2:0x0008] Fetching instruction coun	t 0x4aec
[0x00010eb3:0x0530] Writeback writing 5555555	5 to 0
[0x00010eb4:0x0534] decoding 0x00000000	
[0x00010eb5:0x000c] Fetching instruction coun	t 0x4aed
[0x00010eb6:0x0008] decoding 0x00000000	
[0x00010eb6:0x0534] Writeback writing 5555555	5 to 0
[0x00010eb7:0x0010] Fetching instruction coun	t 0x4aee
[0x00010eb7:0x0008] Executing	
Reached unsupported instruction	
Total Clock Cycles = 69303	
Total Instruction Count = 16872	
Dumping the state of the processor	
pc = 0x0000008	
Quitting simulation.	



0:→

8:→

0000

- → jal→ra,340 <main>
  - c.unimp

# Things to solve

- 1. Branch hazard Done!
- 2. Load-Use hazard Stalling
- 3. Read-After-Write hazard Stalling, Forwarding
  - Pipeline is correct already, but now to improve performance!

# Implementing forwarding

- Add a *combinational* forwarding path from execute to decode
  - If the current cycle's execute results can be used as one of inputs of decode, use that value
- Regardless of whether scoreboard.search1/2 returns true or false, If forward path has a source operand, we can use that value and not stall



# Aside: Inter-rule combinational communication in Bluespec

- □ So far, communication between rules have been via state
  - Registers, FIFOs
  - State updates only become visible at the next cycle!
  - How do we make doExecute send bypass information to doDecode combinationally?
- □ Solution: "Wires"
  - o Used just like Bluespec Registers, except data is available in the same clock cycle
  - $\circ~$  Data is not stored across clock cycles
  - Many types, but easiest is "mkDWire"
    - Provide a "default" value, which will be read if the wire is not written to within that cycle

# Aside: Inter-rule combinational communication in Bluespec

- Execute stage should provide two values
  - Destination register index, and its new value
  - Create a wire that can combinationally send

ty	ypedef struct	{
$\rightarrow$	RIndx dst;	
<b>→</b>	Word data;	
}	BypassTarget	<pre>deriving(Bits,Eq);</pre>

• Default value is for the zero register, since zero register value is always zero

Wire#(BypassTarget) forwardE <- mkDWire(BypassTarget{dst:0,data:0});</pre>

n Execute	forwardE <= BypassTarget{dst:eInst.dst, data:eInst.data};
In Decode	<pre>Bool stallSrc1 = sb.search1(dInst.src1); Bool stallSrc2 = sb.search2(dInst.src2); if ( forwardE.dst &gt; 0 ) begin → if ( forwardE.dst == dInst.src1 ) begin → stallSrc1 = False; → rVal1 = forwardE.data;</pre>
	<pre>→ if ( forwardE.dst == dInst.src2 ) begin</pre>
### How fast is it now?

□ Add some debug output for counting stall cycles



```
Count stall cycles with: cat system.log | grep stalled | wc -l
```

Question: How much faster is it now? How many milliseconds?

## Some more details of current forwarding implementation

...

Some microbenchmark

0:	40000313	addi	x6,x0,1024
4:	00001297	auipc	x5,0x1
8:	ffc28293	addi	x5, x5, -4
с:	0002a483	lw	x9,0(x5)
10:	0042a903	lw	x18,4(x5)
14:	012489b3	add	x19,x9,x18
18:	01332023	SW	x19,0(x6)
1c:	c0001073	unimp	
	0: 4: 8: c: 10: 14: 18: 1c:	0: 40000313 4: 00001297 8: ffc28293 c: 0002a483 10: 0042a903 14: 012489b3 18: 01332023 1c: c0001073	0: 40000313 addi 4: 00001297 auipc 8: ffc28293 addi c: 0002a483 lw 10: 0042a903 lw 14: 012489b3 add 18: 01332023 sw 1c: c0001073 unimp

Why did this stall?

[0x0000005:0x0010] Decode stalled -- 5 0 [0x0000005:0x0008] Writeback writing 00001000 to 5 [0x0000006:0x0010] Decoding 0x0042a903 [0x0000006:0x000c] Writeback writing 0000001 to 9 [0x0000007:0x0018] Fetching instruction count 0x0006 [0x0000007:0x0010] Mem read from 0x00001004 [0x0000007:0x0010] Executing [0x0000007:0x0014] Decode stalled -- 9 18 [0x0000008:0x0014] Decode stalled -- 9 18

Load-use hazard must stall



Why did instruction 0x10 stall?

## A more complete forwarding solution

- □ Writeback needs a forwarding path too!
- x5 is available from register file after Writeback of addi
  - An instruction dependent (lw) on x5 which is in decode while addi is in Writeback must stall

# □ If we add a second forwarding path, we can remove a stall cycle

- Worth it? Maybe!
- Needs benchmarking!

0:	40000313	addi	x6,x0,1024
4:	00001297	auipc	x5,0x1
8:	ffc28293	addi	x5,x5,-4
c:	0002a483	lw	x9,0(x5) <b>2-cycle gap</b>
10:	0042a903	lw	x18,4(x5)
14:	012489b3	add	x19, x9, x18

SW

unimp

x19,0(x6)



01332023

c0001073

Microbenchmark

18:

1c:

## The overall performance at this point

#### □ If you have followed along to this point

- IPC ~= 0.25
- Clock speed...? Which of our modifications had the biggest impact on clock speed?
- Total time...?
- $\circ~$  Were our decisions good ones?

### □ IPC is still not good!

- What is the reason? (Best guess is fine!) Mispredicts? Data hazards?
- Will some of our later topics address this?